UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/813,790	03/26/2004	Hooman Honary	1020.P18416	5212
57035 7590 09/03/2008 KACVINSKY LLC			EXAMINER	
C/O INTELLEY	·	LI, AIMEE J		
P.O. BOX 52050 MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER
			2183	
			MAIL DATE	DELIVERY MODE
			09/03/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)		
	10/813,790	HONARY ET AL.		
Office Action Summary	Examiner	Art Unit		
	AIMEE J. LI	2183		
The MAILING DATE of this communication appeariod for Reply	pears on the cover sheet with the o	correspondence address		
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	PATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status				
1) Responsive to communication(s) filed on <u>08 J</u> 2a) This action is <b>FINAL</b> . 2b) This  3) Since this application is in condition for allowated closed in accordance with the practice under the process.	s action is non-final. ince except for formal matters, pro			
Disposition of Claims				
4)	rejected.			
	or			
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 26 March 2004 is/are:  Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Example 2015.	a) accepted or b) objected to drawing(s) be held in abeyance. Section is required if the drawing(s) is objected to	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>				
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate		

Art Unit: 2183

### **DETAILED ACTION**

1. Claims 1, 2, 5, 8-10, 13, 16, 17, and 20-22 have been considered. Claims 3, 4, 6, 7, 11, 12, 14, 15, 18, 19, 23, and 24 have been cancelled as per Applicants' request. Claims 1, 10, 16, and 22 have been amended as per Applicants' request.

### Continued Examination Under 37 CFR 1.114

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 08 July 2008 has been entered.

# Papers Submitted

3. It is hereby acknowledged that the following papers have been received and placed of record in the file: Extension of Time, RCE, and Amendment as field 08 July 2008.

### Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1, 2, 5, 8, 9, 10, 13, 16, 17, 20, 21, and 22 are rejected under 35 U.S.C. 102(b) as being taught by Gove et al., U.S. Patent Number 5,212,777 (herein referred to as Gove).
- 6. Referring to claim 1, Gove has taught an apparatus, comprising:

Art Unit: 2183

a. A memory unit to store data (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);

- b. A plurality of parallel data paths to process said data (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);
- c. A plurality of control units to control said data paths (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62); and
- d. A switch to connect said control units to said data paths, said switch to receive configuration information to establish a first set of connections between at least one of said control units and multiple data paths to execute a first process using single instruction multiple data processing with said at least one control unit to control said multiple data paths, and a second set of connections between multiple control units and multiple data paths to execute a second process using multiple instruction multiple data processing with each control unit to control a single data

path (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 25, lines 44-54; column 61, line 60 to column 62, line 24; column 62, lines 40-52; column 63, lines 4-20; column 170, lines 50-62; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; Figure 62; and Figure 64 – In regards to Gove, the SIMD/MIMD Hybrid shown in Figure 64 shows that SIMD and MIMD processes performed in parallel with some of the data paths and controllers configured for SIMD operation and some are configured for MIMD operation.);

- e. Wherein said data paths are configured based upon said connections between said control units and said data paths to perform said first process and said second process in parallel (Gove column 25, lines 44-54; column 62, lines 40-52; column 63, lines 4-20; column 170, lines 50-62; and Figure 64 In regards to Gove, the SIMD/MIMD Hybrid shown in Figure 64 shows that SIMD and MIMD processes performed in parallel with some of the data paths and controllers configured for SIMD operation and some are configured for MIMD operation.),
- f. The configuration information received on each clock cycle from one or more of the control units (Gove column 2, lines 13-17; column 3, lines 5-20; and column 5, lines 20-34; and Figure 1 In regards to Gove, the SIMD/MIMD modes are switched on a cycle by cycle basis, which means that the configuration information designating which mode the processor is operating in.).

Art Unit: 2183

7. Referring to claim 2, Gove has taught the apparatus of claim 1, wherein each control unit controls execution of a single program instruction (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62).

- 8. Referring to claim 5, Gove has taught the apparatus of claim 1, wherein each data path performs a same set of operations using said data (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62).
- 9. Referring to claim 8, Gove has taught the apparatus of claim 1, wherein each data path performs a different set of operations using said data (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62).
- 10. Referring to claim 9, Gove has taught the apparatus of claim 1, further comprising a configuration module to configure said switch to establish said connections in accordance with said configuration information (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62).
- 11. Referring to claim 10, Gove has taught a system, comprising:

Art Unit: 2183

a. An antenna (Gove column 5, lines 49-56; column 28, lines 63-64; column 66, lines 3-8; and Figure 48). In regards to Gove, antennas send and receive signals for devices, such as televisions and remote cameras (Please see www.dictionary.com "antenna" ©2000).

- b. A host processing system (Gove column 2, line 66 to column 3, line 4; column 5, lines 20-34; column 6, lines 23-36; column 12, line 63 to column 13, line 9; Figure 11 Figure 2; Figure 4; Figure 17; and Figure 29);
- c. A configuration module to store configuration information (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62); and
- d. A reconfigurable communication architecture module to receive said configuration information (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62) comprising:
  - i. A plurality of processing elements to execute functions for each process (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24;

Art Unit: 2183

Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62), said plurality of processing elements comprising

- (1) A memory unit to store data (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);
- (2) A plurality of parallel data paths to process said data (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);
- (3) A plurality of control units to control said data paths (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62); and
- (4) A switch to connect said control units to said data paths, said switch to receive said configuration information to establish a first set of connections between at least one of said plurality of control units and

multiple data paths to execute said first process, and a second set of connections between multiple control units and multiple data paths to execute said second process (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 25, lines 44-54; column 61, line 60 to column 62, line 24; column 62, lines 40-52; column 63, lines 4-20; column 170, lines 50-62; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; Figure 62; and Figure 64 – In regards to Gove, the SIMD/MIMD Hybrid shown in Figure 64 shows that SIMD and MIMD processes performed in parallel with some of the data paths and controllers configured for SIMD operation and some are configured for MIMD operation.)

- ii. A plurality of routing elements to connect said processing elements (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62); and
- iii. A plurality of communications mediums to connect said processing elements and said routing elements in a mesh topology (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16,

Art Unit: 2183

lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62). In regards to Gove, a "mesh topology" is where multiple nodes are connected together with multiple connections (Please see www.its.bldrdoc.gov "mesh topology" ©1996), which is shown in Gove's Figures 4 and 17.

- e. Said reconfigurable communication architecture module to configure itself to perform single instruction multiple data processing in said first configuration to execute said first process, and to perform multiple instruction multiple data processing in said second configuration to execute said second process (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);
- f. Wherein said routing elements are configured based upon said connections between said processing elements and said routing elements to perform said first process and said second process in parallel (Gove column 25, lines 44-54; column 62, lines 40-52; column 63, lines 4-20; column 170, lines 50-62; and Figure 64 In regards to Gove, the SIMD/MIMD Hybrid shown in Figure 64 shows that SIMD and MIMD processes performed in parallel with some of the data paths and controllers configured for SIMD operation and some are configured for MIMD operation.),

Art Unit: 2183

g. The configuration information received on each clock cycle from one or more of the plurality of processing elements (Gove column 2, lines 13-17; column 3, lines 5-20; and column 5, lines 20-34; and Figure 1 - In regards to Gove, the SIMD/MIMD modes are switched on a cycle by cycle basis, which means that the configuration information designating which mode the processor is operating in.).

- Referring to claim 13, Gove has taught the system of claim 10, wherein each control unit controls execution of a single program instruction (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62).
- 13. Referring to claim 16, Gove has taught a method, comprising:
  - a. Receiving configuration information at a switch (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62); and
  - b. Configuring said switch to establish a first set of connections between at least on of a plurality of control units and multiple data paths to execute a first process using single instruction multiple data processing with said at least one control unit to control said multiple data paths (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62,

Art Unit: 2183

line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62); and

- c. Configuring said switch to establish a second set of connections between multiple control units and multiple data paths to execute a second process using multiple instruction multiple data processing with each control unit to control a single data path (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);
- d. Wherein said data paths are configured based upon said connections between said control units and said data paths to perform said first process and said second process in parallel (Gove column 25, lines 44-54; column 62, lines 40-52; column 63, lines 4-20; column 170, lines 50-62; and Figure 64 In regards to Gove, the SIMD/MIMD Hybrid shown in Figure 64 shows that SIMD and MIMD processes performed in parallel with some of the data paths and controllers configured for SIMD operation and some are configured for MIMD operation.),
- e. The configuration information received on each clock cycle from one or more of the control units (Gove column 2, lines 13-17; column 3, lines 5-20; and column 5, lines 20-34; and Figure 1 In regards to Gove, the SIMD/MIMD modes are switched on a cycle by cycle basis, which means that the configuration information designating which mode the processor is operating in.).

Art Unit: 2183

14. Referring to claim 17, Gove has taught the method of claim 16, wherein each control unit controls execution of a single program instruction (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62).

- 15. Referring to claim 20, Gove has taught the method of claim 16, further comprising:
  - a. Receiving a first set of data (Gove column 8, line 42 to column 9, line 13; column 10, lines 5-8, 22-29, and 38-44; column 10, line 65 to column 11, line 30; column 61, line 60 to column 62, line 24; Figure 12; Figure 13; Figure 14; Figure 15; Figure 61; and Figure 62)
  - b. Storing said first set of data in a memory unit (Gove column 8, line 42 to column 9, line 13; column 10, lines 5-8, 22-29, and 38-44; column 10, line 65 to column 11, line 30; column 61, line 60 to column 62, line 24; Figure 12; Figure 13; Figure 14; Figure 15; Figure 61; and Figure 62); and
  - c. Processing said first set of data with said data paths using said first set of connections (Gove column 8, line 42 to column 9, line 13; column 10, lines 5-8, 22-29, and 38-44; column 10, line 65 to column 11, line 30; column 61, line 60 to column 62, line 24; Figure 12; Figure 13; Figure 14; Figure 15; Figure 61; and Figure 62).
- 16. Referring to claim 21, Gove has taught the method of claim 16, further comprising:
  - a. Receiving a second set of data (Gove column 8, line 42 to column 9, line 13; column 10, lines 5-8, 22-29, and 38-44; column 10, line 65 to column 11, line 30;

Art Unit: 2183

column 61, line 60 to column 62, line 24; Figure 12; Figure 13; Figure 14; Figure 15; Figure 61; and Figure 62);

- b. Storing said second set of data in a memory unit (Gove column 8, line 42 to column 9, line 13; column 10, lines 5-8, 22-29, and 38-44; column 10, line 65 to column 11, line 30; column 61, line 60 to column 62, line 24; Figure 12; Figure 13; Figure 14; Figure 15; Figure 61; and Figure 62); and
- c. Processing said second set of data with said data paths using said second set of connections (Gove column 8, line 42 to column 9, line 13; column 10, lines 5-8, 22-29, and 38-44; column 10, line 65 to column 11, line 30; column 61, line 60 to column 62, line 24; Figure 12; Figure 13; Figure 14; Figure 15; Figure 61; and Figure 62).
- 17. Referring to claim 22, Gove has taught an article comprising:
  - a. A storage medium (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);
  - b. Said storage medium including stored instructions that, when executed by a processor, result in receiving configuration information at a switch, configuring said switch to establish a first set of connections between at least one of a plurality of control units and multiple data paths to execute a first process using single instruction multiple data processing with said at least one control unit to control said multiple data paths, and configuring said switch to establish a second

Art Unit: 2183

set of connections between multiple control units and multiple data paths to execute a second process using multiple instruction multiple data processing with each control unit to control a single data path (Gove column 1, line 47 to column 3, line 20; column 5, lines 20-56; column 6, lines 6-43; column 7, lines 5-13; column 8, line 42 to column 9, line 13; column 16, lines 6-17; column 61, line 60 to column 62, line 24; Figure 1; Figure 2; Figure 4; Figure 14; Figure 15; Figure 17; Figure 61; and Figure 62);

Page 14

- c. Wherein said data paths are configured based upon said connections between said control units and said data paths to perform said first process and said second process in parallel (Gove column 26, lines 44-54; column 62, lines 40-52; column 63, lines 4-20; column 170, lines 50-62; and Figure 64 In regards to Gove, the SIMD/MIMD Hybrid shown in Figure 64 shows that SIMD and MIMD processes performed in parallel with some of the data paths and controllers configured for SIMD operation and some are configured for MIMD operation.),
- d. The configuration information received on each clock cycle from one or more of the control units (Gove column 2, lines 13-17; column 3, lines 5-20; and column 5, lines 20-34; and Figure 1 In regards to Gove, the SIMD/MIMD modes are switched on a cycle by cycle basis, which means that the configuration information designating which mode the processor is operating in.).

# Response to Arguments

18. Applicant's arguments filed 08 July 2008 have been fully considered but they are not persuasive. Applicants argue in essence on pages 8-10 "...Gove fails to teach, among other

Art Unit: 2183

things, the following language: the configuration information received on each clock cycle from one or more of the control units." This has not been found persuasive. Gove teaches in column 2, lines 13-17; column 3, lines 5-20; and column 5, lines 20-34; and Figure 1 that the SIMD/MIMD modes are switched on a cycle by cycle basis, which means that the configuration information designating which mode the processor is operating in.

### Conclusion

- 19. Any inquiry concerning this communication or earlier communications from the examiner should be directed to AIMEE J. LI whose telephone number is (571)272-4169. The examiner can normally be reached on M-T 7:00am-4:30pm.
- 20. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
- 21. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Aimee J Li/ Primary Examiner, Art Unit 2183 1 September 2008